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Abstract  —  Within neural monitoring systems, the front-
end amplifier forms the critical element for signal detection 
and pre-processing, which determines not only the fidelity of 
the biosignal, but also impacts power consumption and 
detector size. In this paper, a novel combined feedback loop-
controlled approach is proposed to compensate for input 
leakage currents generated by low noise amplifiers when in 
integrated circuit form, alongside signal leakage into the input 
bias network. This loop topology ensures the front-end 
amplifier maintains a high input impedance across all 
manufacturing and operational variations. This front-end 
amplifier consumes 30 µW in 0.053 mm2, achieves input 
impedance of 42 GΩ, and 58.7 𝒏𝒗/√𝑯𝒛 input-referred noise. 
 
Index Terms  —  Neural recording, analog integrated 
circuits, CMOS technology, biomedical signal processing, low-
noise amplifiers. 
I. INTRODUCTION 
The Front-End Amplifier (FEA) is a key element for 
signal detection within neural activity monitoring systems. 
Growing interest in the field of neuroscience has 
accelerated research into such systems [1]. Electrically-
observable signals generated by neural activity are low in 
both amplitude and frequency [2]. The bandwidth of the 
biosignal applications varies from a few hundred to several 
thousand Hertz [3]. Hence, a relatively wide-bandwidth 
FEA capable of sensing a signal near to DC is required. The 
sensor-seen interface impedance varies from a few kΩ to a 
few MΩ [3]. With regards to the FEA in biosignal 
detection, this impedance invariably forms a voltage 
divider. A high input impedance FEA reduces the 
attenuation caused by the interface. Furthermore, as 
multiple-channel sensing becomes increasingly standard 
practice across neuroscience research, pivotal advances in 
low noise amplifier (LNA) front-end signal detection are 
necessary to counteract the aggregating external noise 
sources. A low input-referred noise FEA design lowers the 
overall noise figure, to increase the Signal-to-Noise Ratio 
(SNR) of the entire neuro-sensing system.  
Capacitive feedback (CF) has become a popular topology 
in neural sensing applications within integrated form. It 
configures the gain by the ratio of capacitors, whilst 
simultaneously rejecting the DC offset [4]. A large input 
impedance may be achieved by selecting a small input 
capacitance. The input impedance of this topology is, 
however, limited by the Operational Amplifier (OPAMP) 
design, due to the input gate leakage current. Also, a low 
noise Op-amp requires a relatively large geometry input 
gate, as the flicker (1/f) noise is inversely proportional to 
the transistor’s area. Large devices yield a large parasitic 
capacitance, resulting in an increase in the leakage current. 
Several techniques are used to improve the trade-off 
between high input impedance and low noise for the FEA. 
For instance, auto zeroing (AZ) is commonly used, which 
employs a two-state sample-and-hold technique [5]. During 
the sampling phase, the amplifier is disconnected to avoid 
the input leakage current. The offset is sampled and then 
subtracted from the input signal. The noise (mainly the 1/f 
noise) of this sampling technique is reduced by the addition 
of chopper stabilization (CS) [6]. This modulates and 
amplifies the input signal to a higher frequency range to 
avoid the amplification of the 1/f noise. The demodulation 
stage translates the signal back to base-band after the 
amplification. The drawback of the CS technique is that it 
suffers from a narrow bandwidth compared with the 
broader range of bandwidths required by implantable 
devices. This may be overcome using a timing control 
block; however, this increases circuit complexity, size and 
power consumption, rendering it unsuitable for the IC 
multi-channel system. 
Real-time biosignal processing on an IC platform may 
employ the conventional neutralization technique to avoid 
the need for external digital controllers. This topology 
delivers current, via a capacitor, back to the input stage, to 
neutralize any leakage current [3]. The FEA can maintain a 
high input impedance with this compensation technique 
only if the feedback capacitor is closely matched to the 
input gate capacitance. In the small-scale IC circuit domain, 
perturbations to the voltage on any of the MOSFET 
terminals (source (S), gate (G), drain (D) and body (B)), 
will bring about variations in the gate capacitance. This 
yields a mismatch between leakage current and 
neutralization current, which reduces the input impedance 
and triggers instability in the feedback loop. Hence, in an 
IC implementation, a fixed-value capacitor neutralization 
(FCN) loop is not sufficient in practice, due to the statistical 
variance intrinsic to IC manufacturing and the conditions of 
operation, characterized by Process, Voltage and 
Temperature (PVT) variations. 
In this paper, we propose a purely analog neutralization-
based loop control (NLC) scheme. This topology is a loop-
controlled feedback without the need for any external 
digital blocks, thus reducing chip area, circuit complexity 
and power consumption. The effective compensation of 
leakage current allows for a LNA to be implemented, to 
suppress noise while maintaining high input impedance, in 
a compact IC form across frequency and PVT variations. 
This topology provides an easy-to-implement, real-time 
FEA design solution for multi-channel biosignal detection 
and monitoring applications. 
II. CIRCUIT TOPOLOGY 
In Fig. 1, the proposed FEA includes two feedback loops, 
one each for neutralization (to address the leakage current 
of amplifier) and bootstrapping (to address current into bias 
network). A1 and A2 are two low-noise two-stage 
Complementary Metal-Oxide Semiconductor (CMOS) 
amplifiers [6]. Pseudo Resistors (PR) are used in the design. 
The PR comprises two Metal–Oxide–Semiconductor Field-
Effect Transistors (MOSFETs) back-to-back, to create a 
large resistance with acceptable layout area [7]. The device 
geometries are given in TABLE I. 
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Fig. 1. Circuit topology of proposed NLC FEA design.  
 
 
Bootstrapping is a voltage feedback loop technique to 
minimise the signal current entering PR1 [3]. The current 
through PR1 can be written as, 
𝐼𝑃𝑅 =
𝑉𝑖𝑛 − 𝑉𝑏
𝑅𝑃𝑅1  
 
Where, Vb is the bootstrapping voltage, via a capacitor Cb, 
written as equation (2). The lower cut-off frequency of this 
feedback, as given in Fig. 1, is defined by the product of 
RPR2 and Cb.  Vb can track the input signal while the 
frequency is above approximately 300 mHz for a modest IC 
capacitor area, due to the PR structure’s high resistance.  
𝑉𝑏 = 𝑉𝑓 ×
𝑅𝑃𝑅2
𝑅𝑃𝑅2 +
1
𝑗𝜔𝐶𝑏
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𝐴𝑜𝑝
𝐴𝑜𝑝 + 1
)
2
×
𝑅𝑃𝑅2
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Aop is the open loop gain of amplifiers A1 and A2. As given 
in equation (1), the closer the Vb tracks Vin, the lesser the 
signal current drawn into the bias circuit.  
Neutralisation is a current feedback technique to deliver 
the substantial part of the leakage current into the amplifier 
A1 (I+,A1). This leakage current is predominantly 
determined by the gate parasitic capacitance of the input 
transistor. In fact, it becomes the major current at the input 
stage in IC form after bootstrapping, given the use of PR. 
In Fig. 1, the voltages Vf and Vin are approximately the same 
ensuring that the gate leakage currents at all terminals are 
equal (I+,A1 ≈ I-,A1 ≈ I+,A2). The output voltage of A1, called 
Vneu, will be that which is required to deliver the leakage 
currents for the two amplifiers’ terminals: ‘+’ of A2 and ‘-
’ of A1. The current through the capacitor Cneu (ignoring the 
much greater impedance of PR3, added to provide a DC 
feedback path) is equal to the sum of I-,A1 and I+,A2. Because 
A1 and A2 are of the same topology, geometry and laid out 
using conventional matching techniques [8], the current I2 
is twice I+,A1. This current-controlled voltage loop is 
connected to the input via a capacitor Cneu,f, whose 
capacitance is half that Cneu. Thus, as written in equation 
(4), I1 is half of I2, and is substantially the same amount of 
current as the amplifier’s leakage current. With these two 
loops, the input current can be expressed as,  
𝐼𝑖𝑛 = 𝐼𝑃𝑅 + 𝐼+,𝐴1 − 𝐼1 
Where,  
𝐼1 =
𝐼2
2
=
1
2
∙
𝑉𝑛𝑒𝑢
𝑍𝐶𝑛𝑒𝑢||𝑃𝑅3
=
1
2
(𝐼−𝐴1 + 𝐼+𝐴2) ≈ 𝐼+,𝐴1 
Hence, a higher input impedance of the FEA can be 
achieved by increasing the gain of A1 and A2. 
(3) 
(4) 
(2) 
(1) 
The voltage gain of the FEA is configured by the non-
inverting amplifier A2,  
𝐴𝑁𝐿𝐶 =
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
≈
𝑍𝐶1||𝑃𝑅4 + 𝑍𝐶2||𝑃𝑅5
𝑍𝐶2||𝑃𝑅5
 
≈
1
𝑗𝜔𝐶1
+
1
𝑗𝜔𝐶2
1
𝑗𝜔𝐶2
=
𝐶1 + 𝐶2
𝐶1
=
𝐶2
𝐶1
+ 1 
 
 
TABLE I 
DIMENSION CONFIGURATIONS OF FRONT-END AMPLIFIER DESIGN 
Device Size 
Cm  1.5pF, 
41.2𝑢𝑚
41.2𝑢𝑚
  
Cb  1.33pF,  
90𝑢𝑚
17𝑢𝑚
 
Cneu,f 180fF, 3 ×
8𝑢𝑚
8𝑢𝑚
 
Cneu 360fF, 6 ×
8𝑢𝑚
8𝑢𝑚
 
C1  100fF, 
10.2𝑢𝑚
11𝑢𝑚
  
C2  1pF, 
33.5𝑢𝑚
34.3𝑢𝑚
  
 
III. RESULTS AND DISCUSSION 
The AC currents at the input stage of the NLC technique 
is shown in Fig. 2. The leakage current of the OPAMP A1, 
I+,A1, increases with increasing frequency. The current into 
bias network, IPR, is suppressed by the bootstrapping 
feedback. Another feedback current I1 neutralizes the 
leakage current to minimize the input current (Iin). The 
impedance of this FEA is circa 42 GΩ at 1 kHz. 
 
 
Fig. 2.  AC currents of NLC technique. 
The gain of the NLC technique is depicted in Fig. 3. As 
given in equation (5), the gain of this FEA can be easily 
adjusted by the capacitors, C1 and C2. It achieves 
approximately 20.81 dB at 1 kHz, and the bandwidth of this 
FEA is about 213.9 kHz.  
 
Fig. 3.  Voltage gain of NLC technique. 
PVT variation is a standard evaluation tool for CMOS 
circuit performance in IC manufacturing. The process-
corner simulations are given in Fig. 4. F and S are the 
nomenclature for Fast and Slow corners for the electron and 
hole carriers’ mobility respectively, the normal convention 
of writing F/S for NMOS and PMOS devices respectively 
is adopted here. For the FCN, the feedback capacitor is 
chosen to minimize the input current under the typical 
process corner (center of manufacturing range). By 
changing the process corners for the transistors, as shown 
in Fig. 4(a), (c), (e) and (g), the leakage current is changed 
whilst neutralization current remains fixed. Results indicate 
that the overall input current is not effectively suppressed 
by this FCN scheme, especially in FS and SF corners. On 
the other hand, simulation curves in Fig. 4(b), (d), (f) and 
(h) demonstrate that, the NLC will always substantially 
negate the input leakage current across process variation. 
Hence, a NLC scheme improves neutralization to 
consistently provide a high input impedance over process 
variations. 
Voltage corner simulations are illustrated in Fig. 5. It is 
clear that, the gate parasitic capacitance is voltage-
dependent. The leakage current is, hence, sensitive to 
supply voltage variation. Here, a 10% voltage sweep is set, 
between 2.97 to 3.63 V for nominal 3.3 V power rails 
(consistent with industry practice). Fig. 5(a) and (b) show 
that, the NLC is able to maintain a high input impedance 
for standard supply voltage variations. 
In Fig. 6(a), it is shown that the neutralization current of 
a FCN scheme decreases with temperature. The resulting 
increase of input current leads to a reduction of the input 
impedance. Unlike using a fixed capacitor, in Fig. 6(b), the 
proposed NLC substantially mitigates the current 
difference between leakage and neutralization current. This 
results in a constantly suppressed input current over 
temperature variations. 
(5) 
 
Fig. 4.  Process corners (a) FF of FCN. (b) FF of NLC. (c) FS of 
FCN. (d) FS of NLC. (e) SF of FCN. (f) SF of NLC. (g) SS of 
FCN. (h) SS of NLC 
 
Fig. 5. Voltage corner of (a) FCN. (b) NLC. 
 
Fig. 6. Temperature corner of (a) FCN. (b) NLC. 
Consequently, the proposed NLC topology performs a 
compensation current that tracks input leakage current 
across all PVT corners.  
IV. SUMMARY AND CONCLUSIONS 
In this paper, a FEA with a new NLC technique for neural 
monitoring is presented. The proposed FEA is targeted at 
IC implementation and was simulated on the AMS 0.35µm 
CMOS process [9]. This FEA can achieve an input 
impedance of 42 GΩ (at 1 kHz) and 58.7 𝑛𝑣/√𝐻𝑧 input-
referred noise while consuming 30 µW in 0.053 mm2. 
Furthermore, the NLC design is not sensitive to 
manufacturing variations and operational variations. The 
FEA achieves high input impedance in a wide bandwidth 
by compensating gate leakage via the NLC feedback loop. 
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